


Vishay Siliconix

Power MOSFET

PRODUCT SUMMARY				
V _{DS} (V)	60			
$R_{DS(on)}\left(\Omega\right)$	V _{GS} = 10 V	0.050		
Q _g (Max.) (nC)	46			
Q _{gs} (nC)	11			
Q _{gd} (nC)	22			
Configuration	Single			



FEATURES

- Advanced Process Technology
- Surface Mount
- Low-Profile Through-Hole (IRFZ34L/SiHFZ34L)
- 175 °C Operating Temperature
- · Fast Switching
- · Lead (Pb)-free Available

DESCRIPTION

Third generation Power MOSFETs from Vishay utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The D²PAKis a surface mount power package capable of accommodating die sizes up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface mount package. The D²PAK is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2 W in a typical surface mount application.

The through-hole version (IRFZ34L/SiHFZ34L) is available for low-profile applications.

ORDERING INFORMATION						
Package	D ² PAK (TO-263)	D ² PAK (TO-263)	D ² PAK (TO-263)	I ² PAK (TO-263)		
Lead (Pb)-free IRFZ34SPbF SiHFZ34S-E3	IRFZ34STRRPbF ^a	IRFZ34STRLPbF ^a	IRFZ34LPbF			
	SiHFZ34S-E3	SiHFZ34STRPbFa	SiHFZ34STLPbFa	SiHFZ34L-E3		
SnPb	IRFZ34S	IRFZ34STRR ^a	IRFZ34STRL ^a	IRFZ34L		
SIII D	SiHFZ34S	SiHFZ34STR ^a	SiHFZ34STL ^a	SiHFZ34L		

Note

a. See device orientation.

ABSOLUTE MAXIMUM RATINGS T	_C = 25 °C, u	nless otherw	ise noted			
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V_{DS}	60	V	
Gate-Source Voltage			V_{GS}	± 20	1 V	
Continuous Drain Current	V _{GS} at 10 V	$T_{\rm C} = 25 ^{\circ}{\rm C}$ $T_{\rm C} = 100 ^{\circ}{\rm C}$	- I _D	30	A	
Continuous Diain Current	V _{GS} at 10 V	T _C = 100 °C		21		
Pulsed Drain Current ^{a, e}	1C=100 C		I _{DM}	120	1	
Linear Derating Factor				0.59	W/°C	
Single Pulse Avalanche Energy ^{b, e}			E _{AS}	200	mJ	
Maximum Power Dissipation	T _C = 25 °C T _A = 25 °C		P _D	88	W	
				3.7		
Peak Diode Recovery dV/dtc, e	ak Diode Recovery dV/dt ^{c, e}		dV/dt	4.5	V/ns	
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 175		
Soldering Recommendations (Peak Temperature)	for	10 s		300 ^d	°C	

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. V_{DD} = 25 V, Starting T_J = 25 °C, L = 260 μ H, R_G = 25 Ω , I_{AS} = 30 A (see fig. 12). c. $I_{SD} \le 30$ A, $dI/dt \le 200$ A/ μ s, $V_{DD} \le V_{DS}$, $T_J \le 175$ °C.
- 1.6 mm from case.
- e. Uses IRFZ34/SiHFZ34 data and test conditions.
- * Pb containing terminations are not RoHS compliant, exemptions may apply

IRFZ34S, IRFZ34L, SiHFZ34S, SiHFZ34L

Vishay Siliconix



THERMAL RESISTANCE RATINGS						
PARAMETER	SYMBOL	TYP.	MAX.	UNIT		
Maximum Junction-to-Ambient (PCB Mount) ^a	R _{thJA}	-	40	°C/W		
Maximum Junction-to-Case (Drain)	R _{thJC}	-	1.7			

Note
a. When mounted on 1" square PCB (FR-4 or G-10 material).

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static		*					
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		60	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference to 25 °C, I _D = 1 mA°		-	0.065	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250 μA		2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}	V _{GS} = ± 20 V		-	-	± 100	nA
Zone Cote Veltage Duein Comment		V _{DS} = 60 V, V _{GS} = 0 V		-	-	25	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 48 V	V _{DS} = 48 V, V _{GS} = 0 V, T _J = 150 °C		-	250	μA
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 18 A ^b	-	-	0.05	Ω
Forward Transconductance	g _{fs}	V _{DS} = 25 V, I _D = 18 A ^b		9.3	-	-	S
Dynamic							
Input Capacitance	C _{iss}	$V_{GS} = 0 \text{ V},$ $V_{DS} = 25 \text{ V},$ $f = 1.0 \text{ MHz}, \text{ see fig. } 5^{\text{c}}$		-	1200	-	
Output Capacitance	C _{oss}			-	600	-	pF
Reverse Transfer Capacitance	C _{rss}			-	100	-	
Total Gate Charge	Qg	V _{GS} = 10 V	I _D = 30 A, V _{DS} = 48 V, see fig. 6 and 13 ^{b, c}	-	-	46	nC
Gate-Source Charge	Q _{gs}			-	-	11	
Gate-Drain Charge	Q_{gd}		ground re	-	-	22	
Turn-On Delay Time	t _{d(on)}	V_{DD} = 30 V, I_{D} = 30 A, R_{G} = 12 Ω , R_{D} = 1.0 Ω , see fig. 10 ^{b, c}		-	13	-	ns
Rise Time	t _r			-	100	-	
Turn-Off Delay Time	t _{d(off)}			-	29	-	
Fall Time	t _f			-	52	_	
Internal Source Inductance	L _S	Between lead, and center of die contact		-	7.5	-	nH
Drain-Source Body Diode Characteristic	s						,
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	30	
Pulsed Diode Forward Current ^a	I _{SM}			-	-	120	A
Body Diode Voltage	V_{SD}	$T_J = 25 ^{\circ}\text{C}, I_S = 30 \text{A}, V_{GS} = 0 \text{V}^{\text{b}}$		-	-	1.6	V
Body Diode Reverse Recovery Time	t _{rr}	T _J = 25 °C, I _F = 30 A, dl/dt = 100 A/μs ^{b, c}		-	120	230	ns
Body Diode Reverse Recovery Charge	Q _{rr}			-	700	1400	μC
Forward Turn-On Time	t _{on}	Intrinsic tu	n-on is dominated by L _S and L _D			_D)	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11). b. Pulse width \leq 300 µs; duty cycle \leq 2 %. c. Uses IrFZ34/SiHFZ34 data and test conditions.



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature

IRFZ34S, IRFZ34L, SiHFZ34S, SiHFZ34L

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area






Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms

Vishay Siliconix






Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Maximum Avalanche Energy vs. Drain Current






Fig. 13b - Gate Charge Test Circuit



Peak Diode Recovery dV/dt Test Circuit





* $V_{GS} = 5 V$ for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?90368.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com